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ABSTRACT 
This paper presents the development of III-V based pseudomorphic high electron mobility transistors 
(PHEMTs) designed to operate over the temperature range 77 to 473 K (-196 to 200 °C). These devices have a 
pseudomorphic undoped InGaAs channel that is sandwiched between an AIGaAs spacer and a buffer layer, gate 
widths of 200,400, 1600 and 3200 flIll, and a gate length of 2 flm. Measurements were performed at both room 
temperature and 473 K (200 0C) and show that the drain current decreases by 30 percent, and the gate current 
increases to about 9 f.lA (at a reverse bias of -1.5 V) at the higher temperature. These devices have a maximum 
DC power dissipation of about 4.5 Wand a breakdown voltage of about 16 V. 
INTRODUCTION 
In space borne electronics systems, such as converters, power semiconductor devices are subjected to a 
wide range of temperatures. The ambient temperature in space, and the large amount of self heating of the 
devices can produce temperatures as low as 77 K (-196°C) and as high as 473 K (200 0C) respectively. Since 
power devices must operate in extreme temperature environments, the material used to fabricate them is critical. 
Although silicon is a very good material for fabricating power devices, in general, devices fabricated in it suffer 
from high leakage currents at high temperatures. Also, carrier freeze-out occurs in silicon at temperatures just 
below that of liquid nitrogen. Silicon carbide (SiC), on the otheLband, is an excellent high temperature material. 
Due particularly to its very wide band gap. Devices fabricated with it have the potential to operate at 
temperatures as high as 873 K (600 0C). Unfortunately, SiC technology is still very immature. Therefore, 
working, reliable power devices are not forthcoming. In addition, both 6H and 4H polytype SiC reach carrier 
freeze-out at temperatures higher than that of silicon. Materials that are well suited for both low and high 
temperature applications belong to the III-V group. This includes such materials as: gallium arsenide (GaAs), 
gallium aluminum arsenide (GaAIAs) and indium phosphide (InP). They all have wide band gaps and low 
carrier freeze-out temperatures. In addition, these materials are part of established technologies, particularly in 
the case of GaAs. 
Recently, the suitability of GaAs device technology for wide temperature range applications has been 
demonstrated in several studies. One study showed that GaAs MESFET's that have WSi2 diffusion barriers in 
the ohmic contacts and Si3N4 passivation can withstand temperatures of 573 K (300 0C) for 1000 hr with 
excellent device characteristic stability (Fricke et al., 1989). Another showed that ion-implanted GaAs 
MESFET's showed no degradation of the ohmic contacts and the gate metalization, when subjected to an 
ambient temperature of 398 K (125 0C) for 10 000 hr (Esfandiari et aI., 1990). There have also been studies that 
have shown how the TIl-V device characteristics change with temperature. For instance, the study by Shoucair 
et at (Shoucair et al., 1992) show that when GaAs MESFET's are subjected to temperatures of 673 K (400 0C) 
they show an increased gate leakage current, a lowered Schottky-barrier height, a lowered sensitivity to 
sidegating and backgating, a lowered input resistance and an increased drain resistance. Also, thermal models 
based on experimental results have been developed to predict the DC characteristics (Anholt, 1992; Selmi et al., 
1993) and the RF equivalent circuit of GaAs MESFET's (Tellez et al., 1993). 
III-V based HEMT structures have also been characterized at high temperatures. GaAs/AIGaAs HEMT's 
(Fricke, 1992) and AllnPlInGaAs HEMT's (Kuo, et al., 1993) have been shown to operate satisfactorily up to 
473 K (200 0C). AIGaAslInGaAs pseudomorphic HEMT's (PHEMT's) have shown an increase in fT when 
cooled from room temperature to 77 K (-196°C) and a decrease in fT when heated from room temperature to 
463 K (190 0C) (Mizutani et al., 1992). This paper presents the I-V characteristics, gate leakage current and 
breakdown voltage of an AIGaAslInGaAs pseudomorphic HEMT with a delta doped donor layer at 473 K 
(200 °C). 
DEVICE STRUCTURE AND FABRICATION 
PHEMT devices were fabricated on a structure grown epitaxially by MBE on a semi-insulating GaAs 
wafer (Quantum Epitaxial Designs, Inc.). The structure included: a highly doped top layer of GaAs (350 A) for 
fabricating ohmic contact, an undoped Alo.23Gao.77As layer (325 A), a silicon delta doping spike 
(3.5x1012 cm-2), an undoped Alo.23Gao.77Asspacer layer (50 A), a pseudomorphic undoped Ino.20GaO.80As 
channel (150 A) all on top of undoped GaAs and Alo.23 GaoJ7As/GaAs superlattice buffer (0.8 J.UIl). Because 
GaAs has very poor thermal conductivity, a thin AlAs (500 A) peel-off layer was added just below the buffer. 
This will enable the removal of the active structure so that it can be mounted on a suitable heat sink material 
such as diamond. This procedure will be performed at a future date. Figure 1 shows the pseudomorphic HEMT 
structure. Four different devices were fabricated on this structure, containing gate widths of 200, 400, 1600 and 
3200 !lm. The gate length of all the devices was 2 !lm and the gate metalization used a platinum barrier to 
inhibit gold migration into the channel (TiIPtI Au: 500 N300 N2000 A). The source and drain contacts were 
made of nickellgermaniurnlnickellindiurnlnickelltungsten (50 N50 N50 N50 N50 N500 A) to eliminate the 
formation of the gold/arsenic compounds which tend to decrease contact resistivity at high temperatures. The 
gate-to-source separation was made small (2 !lm) to reduce the source series resistance and improve the DC 
switching capability. The gate-to-drain separation was made large (10 J.UIl) to increase the breakdown voltage 
and therefore, the output power of the devices. 
EXPERIMENT AL RESULTS 
The four devices were tested at room temperature, 373 K (100°C) and 473 K (200 0C). There was no 
degradation in either the Schottky or the ohmic metalizations. The ohmic contacts had a high contact resistivity 
of about 10-5 n-cm2. The maximum DC power dissipated in the devices was about 4.5 W. The average break-
down voltage of the devices was found to be approximately 16 V. Figure 2 shows the gate leakage current with 
temperature as a parameter measured using a SonylTektronix Model 370A Programmable curve tracer. The gate 
leakage current at 473 K (200 0C) and at a reverse bias of -1.5 V is about 9!lA. Figure 3 shows the measured 
DC drain current as a function of the drain-to-source voltage of the PHEMT for several gate widths at 473 K 
(200 0C). The drain current decreases by about 30 percent at 473 K (200°C) when compared to room temper-
ature measurements. 
The pinch-off voltage (V p) generally increases with temperature. The V p for the device with a gate width 
of 400 !lm was -2.01 Vat room temperature. At 473 K (200 0C) Vp was about -2.768 V. 
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CONCLUSIONS 
The I-V characteristics of an AIGaAslInGaAs pseudomorphic HEMT with a delta doped donor layer 
were measured at 473 K (200 0C). There was no degradation in either the Schottky or the ohmic metalizations 
at 473 K (200 DC). However, for lower contact resistance, an optimization of the refractory based contacts 
should be done. We expect these devices to operate at temperature higher than 473 K (200 0C). However, these 
devices have to be recharacterized for their new I-V characteristics before circuits can be built around them. 
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Figure 1.-Pseudomorphic HEMT structure 
with 1110.2 Gao.BAs channel and delta-
doped Alo.23Gao.77As barrier. 
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